Cfp2 Juniper Networks Cfp2-100gbase-Lr4 Compatible 100gbase- Lr4 1310nm 10km Transceiver Module

Min.Order: 1
Product origin: Shenzhen, Guangdong, China
Infringement complaint: complaintComplaint
US$ 5 ~ 1200

Description
100GBASE-LR4 1310nm 10km Transceiver Module 
PRODUCT FEATURES 
  1. Compliant with 100GBASE-LR4
  2. Support line rates from 103.125 Gbps to 111.81 Gbps
  3. Integrated LAN WDM TOSA / ROSA for up to 10 km reach over SMF
  4. CAUI(10x10G) Electrical Interface and 4-lane 25.78Gb/s optical interface
  5. Duplex LC optical receptacle
  6. MDIO Interface for module management
  7. Single 3.3 V power supply
  8. Case operating temperature range:0°C to 70°C 
  9. Power dissipation < 12W
APPLICATIONS
  1. Data Center &100G Ethernet
  2. ITU-T OTU4
STANDARD
  1. Compliant to IEEE 802.3ba
  2. Compliant to CFP MSA Hardware Specification
  3. Compliant to CFP MSA Management Interface Specification
General Description
LACF-0429-LR is the optical transceiver module which is a hot pluggable form factor designed for high speed optical networking application. It is designed for 100 Gigabit Ethernet application and provides 100GBASE-LR4 compliant optical interface, CAUI electrical interface and MDIO module management interface. LACF-0429-LR converts 10-lane 10.3Gb/s electrical data streams to 4-lane LAN-WDM 25.78Gb/s optical output signal and 4-lane LAN-WDM 25.78Gb/s optical input signal to 10-lane 10.3Gb/s electrical data streams. This 10-lane 10.3Gb/s electrical signal is fully compliant with IEEE 802.3ba CAUI specification. The high performance Cooled LAN-WDM EA-DFB transmitter and high sensitivity PIN receiver provide superior performance for 100Gigabit Ethernet applications up to 10km links and compliant optical interface with IEEE802.3ba 100GBASE-LR4 requirements.
The LACF-0429-LR contains a duplex LC connector for the optical interface and a 148-pin connector for the electrical interface. Figure 1 shows the functional block diagram of LACF-0429-LR.

                 Figure 1. CFP LR4 Optical Transceiver functional block diagram
Transmitter
The transceiver module receives 10-lane 10.3 Gb/s CAUI electrical inputs. The gearbox multiplexes 10-lane electrical signals to 4-lane electrical signals. The multiplexed 4-lane signals are fed to the transmitters. The four transmitters convert 4-lane signals to an optical signal through 4 Laser drivers and Lasers diodes which are packaged in the Transmitter Optical Sub-Assembly (TOSA). Each Laser launches optical signal in specific wavelength specified in IEEE802.3ba 100GBASE-LR4 requirements. These 4-lane optical signals will be optically multiplexed into one fiber by 4 to1 Optical WDM MUX which is in the TOSA. The optical output power is held constant by an automatic power control (APC) circuit. The transmitters output can be turned off by TX_DIS hardware signal and/or through MDIO module management Interface.

Receiver
The LACF-0429-LR receives 4-lane LAN WDM optical signals. The optical signals are de-multiplexed by 1 to 4 optical DE-MUX and fed into each Receiver Optical Sub-Assembly(ROSA)integrated 1:4  optical DE-MUX. The ROSA converts optical signal to electrical signal. The 4-lane regenerated electrical signals are de-multiplex to 10-lane signals by the 4 to 10 gearbox. The 10-lane signals are compliant with IEEE CAUI interface requirements. Each received optical signal is monitored by the DOM section. The monitored value is reported through the MDIO section. If one or more received optical signal is weaker than the threshold level, RX_LOS hardware alarm will be launched.  

CFP Pin Map Orientation


Figure 2 CFP LR4 optical transceiver pin-out




Table 1 CFP optical transceiver pin descriptions
Pin no.NameLogicDescription
13.3V_GND 3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
 
23.3V_GND 
33.3V_GND 
43.3V_GND 
53.3V_GND 
63.3V  
73.3V 
83.3V 
93.3V 
103.3V 
113.3V 
123.3V 
133.3V 
143.3V 
153.3V 
163.3V_GND 3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
 
173.3V_GND 
183.3V_GND 
193.3V_GND 
203.3V_GND 
21NUC Module Vendor I/O. Must No Connect at host board
22NUC Module Vendor I/O. Must No Connect at host board
23GND  
24TX_M CLKn TX Monitor Clock Output (Negative)
25TX_M CLKp TX Monitor Clock Output (Positive)
26GND  
27NUC Module Vendor I/O. Must No Connect at host board
28NUC Module Vendor I/O. Must No Connect at host board



 
Pin no.NameLogicDescription
29NUC Module Vendor I/O. Must No Connect at host board
30PRG_CNTL1LVCMOS w/ PURProgrammable Control 1 set over MDIO, M SA Default: TRXIC_RSTn, TX & RX ICs reset, "0": reset, "1" or NC: enabled = not used
31PRG_CNTL2LVCMOS w/ PURProgrammable Control 2 set over MDIO, M SA Default: Hardware Interlock LSB,"00": ≤8W, "01":≤16W, "10": ≤24W, "11" or NC: ≤32W = not used
32PRG_CNTL3LVCMOS w/ PURProgrammable Control 2 set over M DIO, M SA Default: Hardware Interlock M SB,"00": ≤8W, "01":≤16W, "10": ≤24W, "11" or NC: ≤32W = not used
33PRG_ALRM 1LVCM OSProgrammable Alarm 1 set over MDIO, M SA Default: HIPWR_ON, "1": module, power up completed, "0": module not high powered up
34PRG_ALRM 2LVCM OSProgrammable Alarm 2 set over MDIO, M SA Default: M OD_READY, "1": Ready, "0":not Ready,
35PRG_ALRM 3LVCM OSProgrammable Alarm 3 set over MDIO, M SA Default: M OD_FAULT, fault detected,1": Fault, "0": No Fault
36TX_DISLVCM OS w/ PURTransmitter Disable for all lanes, "1" or NC = transmitter disabled, "0" = transmitter enabled
37MOD_LOPWRLVCM OS w/ PURModule Low Power M ode. "1" or NC: module in low power (safe) mode, "0": power- on enabled
38MOD_ABS Module Absent. "1" or NC: module absent, "0": module present, Pull Up Resistor on Host
39MOD_RSTnLVCM OS w/ PURModule Reset. "0" resets the module, "1" or NC = module enabled, Pull Down
Resistor in Module
40RX_LOSLVCM OSReceiver Loss of Optical Signal, "1": low optical signal, "0": normal condition
41GLB_ALRM nLVCM OSGlobal Alarm. "0": alarm condition in any M DIO Alarm register, "1": no alarm condition, Open Drain, Pull Up Resistor on Host
42PRTADR41.2V CM OSM DIO Physical Port address bit 4
43PRTADR31.2V CM OSM DIO Physical Port address bit 3
44PRTADR21.2V CM OSM DIO Physical Port address bit 2
45PRTADR11.2V CM OSM DIO Physical Port address bit 1
46PRTADR01.2V CM OSM DIO Physical Port address bit 0
47M DIO1.2V CM OSManagement Data I/O bi-directional data (electrical specs as per 802.3ae and ba)
48M DC1.2V CM OSManagement Data Clock (electrical specs as per 802.3ae and ba)
49GND  
50NUC Module Vendor I/O. Must No Connect at host board
51NUC Module Vendor I/O. Must No Connect at host board
52GND  
53NUC Module Vendor I/O. Must No Connect at host board
54NUC Module Vendor I/O. Must No Connect at host board


 
 Pin no.NameLogicDescription 
553.3V_GND 3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground

 
 
563.3V_GND  
573.3V_GND  
583.3V_GND  
593.3V_GND  
603.3V 3.3V Module Supply Voltage
 
 
613.3V  
623.3V  
633.3V  
643.3V  
653.3V  
663.3V  
673.3V  
683.3V  
693.3V  
703.3V_GND 3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
 
 
713.3V_GND  
723.3V_GND  
733.3V_GND  
743.3V_GND  
753.3V_GND  
 76RX_MCLKp RX Monitor Clock Output (Positive) 
 77RX_MCLKn RX Monitor Clock Output (Negative) 
 78GND   
 79RX0pHS I/OLane 0 Receiver Output (Positive) 
 80RX0nHS I/OLane 0 Receiver Output (Negative) 
 81GND   
 82RX1pHS I/OLane 1 Receiver Output (Positive) 
 83RX1nHS I/OLane 1 Receiver Output (Negative) 
 84GND   
 85RX2pHS I/OLane 2 Receiver Output (Positive) 
 86RX2nHS I/OLane 2 Receiver Output (Negative) 
 87GND   
 88RX3pHS I/OLane 3 Receiver Output (Positive) 
 89RX3nHS I/OLane 3 Receiver Output (Negative)
 90GND  
 91RX4pHS I/OLane 4 Receiver Output (Positive)
 92RX4nHS I/OLane 4 Receiver Output (Negative)
 93GND  
 94RX5pHS I/OLane 5 Receiver Output (Positive)
 95RX5nHS I/OLane 5 Receiver Output (Negative)
 96GND  
 97RX6pHS I/OLane 6 Receiver Output (Positive)
 98RX6nHS I/OLane 6 Receiver Output (Negative)
 99GND  
 100RX7pHS I/OLane 7 Receiver Output (Positive)
 101RX7nHS I/OLane 7 Receiver Output (Negative)
 102GND  
 103RX8pHS I/OLane 8 Receiver Output (Positive)
 104RX8nHS I/OLane 8 Receiver Output (Negative)
 105GND  
 106RX9pHS I/OLane 9 Receiver Output (Positive)
 107RX9nHS I/OLane 9 Receiver Output (Negative)
 108GND  
 109NC Not Connected Internally
 110NC Not Connected Internally
 111GND  
 112GND  
 113TX0pHS I/OLane 0 Transmitter Input (Positive)
 114TX0nHS I/OLane 0 Transmitter Input (Negative)
 115GND  
 116TX1pHS I/OLane 1Transmitter Input (Positive)
 117TX1nHS I/OLane 1 Transmitter Input (Negative)
 118GND  
 119TX2pHS I/OLane 2Transmitter Input (Positive)
 120TX2nHS I/OLane 2 Transmitter Input (Negative)
 121GND  
 122TX3pHS I/OLane 3 Transmitter Input (Positive)
 Pin no.NameTypeDescription
 123TX3nHS I/OLane 3Transmitter Input (Negative)
 124GND  
 125TX4pHS I/OLane 4 Transmitter Input (Positive)
 126TX4nHS I/OLane 4 Transmitter Input (Negative)
 127GND  
 128TX5pHS I/OLane 5 Transmitter Input (Positive)
 129TX5nHS I/OLane 5 Transmitter Input (Negative)
 130GND  
 131TX6pHS I/OLane 6 Transmitter Input (Positive)
 132TX6nHS I/OLane 6 Transmitter Input (Negative)
 133GND  
 134TX7pHS I/OLane 7Transmitter Input (Positive)
 135TX7nHS I/OLane 7 Transmitter Input (Negative)
 136GND  
 137TX8pHS I/OLane 8 Transmitter Input (Positive)
 138TX8nHS I/OLane 8Transmitter Input (Negative)
 139GND  
 140TX9pHS I/OLane 9 Transmitter Input (Positive)
 141TX9nHS I/OLane 9 Transmitter Input (Negative)
 142GND  
 143NC Not Connected Internally
 144NC Not Connected Internally
 145GND  
 146REFCLKp Reference Clock Input (Positive)
 147REFCLKn Reference Clock Input (Negative)
 148GND  
          
 
  1. Absolute Maximum Ratings
ParameterSymbolMin.Typ.Max.UnitNote
Storage TemperatureTs-40-85ºC 
Relative HumidityRH5-95% 
Power Supply VoltageVCC-0.3-4V 
Signal Input Voltage Vcc-0.3-Vcc+0.3V 
Receive Input Optical Power (Damage threshold)Pdmg  5.5dBm 
  1. Low Speed Electrical Characteristics
ParameterSymbolMinTyp.MaxUnitNotes 
Supply currents and voltages 
VoltageVcc3.23.33.4VWith Respect to GND 
Supply currentIcc  3.6A  
 Power dissipationPwr  12.0W  
 Power dissipation (low power mode)Plp  2.0W  
 Low speed control and sense signals, 3.3 V LVCMOS 
 Outputs low voltageVOL-0.3 0.2V 
 Output high voltageVOHVcc-0.2 Vcc+0.3V 
 Input low voltage VIL -0.3  0.8 V 
 Input high voltage VIH 2  Vcc+ 0.3 V 
 Input leakage current IIN -10  10 μA  
 Low speed control and sense signals, 1.2 V LVCMOS
 Outputs low voltage VOL -0.3  0.2 V 
 Output high voltage VOH 1.0  1.5V 
 Input low voltage VIL -0.3  0.36 V  
 Input high voltageVIH 0.84  1.5 V 
 Input leakage current IIN -100  100 μA  
                       
 
  1. MDIO Management Interface
The LACF-0429-LR supports the MDIO interface specified in IEEE802.3 Clause 45. This 2-wire management data I/O interface is provided for the module status monitoring and control. The management data clock (MDC) provides clocking for the data that is passed on the MDIO port. Five further pins allow for loading of a port address (PORT_ADDR0-4) into the module. The CFP transceiver supports MDIO pages 8000h NVR 1 Based ID registers, 8080h NVR 2 Extended ID registers, 8100h NVR 3 network lane specific registers , and pages A000h CFP module VR 1 registers,A080h MLG VR 1 registers, A200h network lane VR 1 registers,A280h network lane VR 2 registers.
Details of the protocol and interface are explicitly described in CFP MSA Management Interface Specification. Please refer to the specifications for design reference.


 
Starting Address in HexEnding Address in HexAccess
Type
Allocated
Size
Data Bit WidthTable Name and Description
00007FFFN/A32768N/AReserved for IEEE 802.3 Use.
8000807FRO1288CFP NVR 1. Basic ID registers.
808080FFRO1288CFP NVR 2. Extended ID registers.
8100817FRO1288CFP NVR 3. Network lane specific registers.
818081FFRO1288CFP NVR 4.
820083FFRO4x128N/AMSA Reserved.
8400847FRO1288Vendor NVR 1. Vendor data registers.
848084FFRO1288Vendor NVR 2. Vendor data registers.
850087FFRO6x128N/AReserved by CFP MSA.
8800887FR/W1288User NVR 1. User data registers.
888088FFR/W1288User NVR 2. User data registers.
89008EFFRO12x128N/AReserved by CFP MSA.
8F008FFFN/A2x128N/AReserved for User private use
90009FFFRO4096N/AReserved for vendor private use.
A000A07FR/W12816CFP Module VR 1. CFP Module level control and DDM registers.
A080A0FFR/W12816MLG VR 1. MLG Management Interface registers
A100A1FFRO2x128N/AReserved by CFP MSA.
A200A27FR/W12816Network Lane VR 1. Network lane specific registers.
A280A2FFR/W12816Network Lane VR 2. Network lane specific registers.
A300A37FR/W12816Network Lane VR 3. Network Lane n Vendor Specific FAWS Registers
A380A3FFFRO128N/AReserved by CFP MSA
A400A47FR/W12816Host Lane VR 1. Host lane specific registers.
A480ABFFRO15x128N/AReserved by CFP MSA.
AC00AFFFR/W8x12816Common Data Block Registers
B000BFFFR/W32x12816Allocated for OIF MSA-100GLH modules
C000FFFFRO4x4096N/AReserved by CFP MSA.


 
  1. Optical Transmitter Characteristics
ParameterSymbolMinTyp.MaxUnitNotes
Signaling rate, each lane  25.78125 GBd  
Lane wavelength(range) 1294.531295.561296.59nm 
 1299.021300.051301.09nm 
 1303.541304.581305.63nm 
 1308.091309.141310.19nm 
Rate tolerance -100 100ppmFrom nominal rate
Side-mode suppression ratioSMSR30  dB 
Total launch power   10.5dBm
 
 
Average launch power, each lanePavg-4.3 4.5dBm
 
 
Extinction RatioER48.2 dB
 
 
Optical modulation amplitude,
each lane (OMA)
OMA-1.3 4.5dBm 
Difference in launch power
between any two lanes (OMA)
   5dB 
Transmitter and Dispersion
Penalty, each lane
TDP  2.2dB 
OMA minus TDP, each laneOMA-TDP-2.3  dBm 
Average launch power of OFF
transmitter, each lane
   -30dBm 
Relative Intensity NoiseRIN20O
MA
  -130dB/Hz 
Transmitter reflectance   -12dB 
Transmitter eye mask {X1, X2,
X3, Y1, Y2, Y3}
 {0.25, 0.4, 0.45, 0.25, 0.28, 0.4}  
 
  1. Optical Receiver Characteristics
ParameterSymbolMinTyp.MaxUnitNotes
Signaling rate, each lane  25.78125  GBd  
Rate tolerance  -100  100ppmFrom normal rate
Average receive power, each lanePavg-10.6 4.5dBm 
Receive power, each lane (OMA)   4.5dBm 
Difference in receiver power
between any two lanes (OMA)
   5.5dB 
Receiver Sensitivity (OMA),
each lane
Rsen  -8.6dBm1
Stressed Receiver Sensitivity
(OMA), each lane
SRS  -6.8dBm 
Stressed receiver sensitivity test conditions
Vertical eye closure penalty, each laneVECP 1.8 dB 
Stressed sys J2 jitter, each laneJ2 0.3 UI2
Stressed sys J9 jitter, each laneJ9 0.47 UI2
Receiver reflectance   -26dB 
LOS AssertPlos_on -18 dBm 
LOS DeassertPlos_off -15 dBm 
LOS Hysteresis 0.5  dB 
  1. Receiver sensitivity (OMA), each lane, is informative.
  2. Vertical eye closure penalty, stressed eye J2 Jitter, and stressed eye J9 Jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

 
Product Tag:
Related categories:
Scroll to Top